## Features

$\rightarrow$ 4-lane, 1:2 mux/demux that will support RBR, HBR1, or HBR2
$\rightarrow$ Data rate: 3.4 Gbps to 6.0 Gbps for high data channels
$\rightarrow$ 1-channel 1:2 mux/demux for HPD signal
$\rightarrow$ Differential switch matrix for DP AUX and HDMI DDC
$\rightarrow$ supports 720 Mbps high-speed DP AUX
$\rightarrow-2.0 \mathrm{~dB}$ Insertion Loss for Dx channels @ 3 GHz
$\rightarrow-3 \mathrm{~dB}$ Bandwidth for Dx channels: 4.1 GHz
$\rightarrow$ Return loss for Dx channels @ $3 \mathrm{GHz}:-12 \mathrm{~dB}$
$\rightarrow$ Low Crosstalk for high speed channels: $-25 \mathrm{~dB} @ 6 \mathrm{Gbps}$
$\rightarrow$ Low Off Isolation for high speed channels: -24dB@ 6 Gbps
$\rightarrow$ Low channel-to-channel skew, 35ps max
$\rightarrow$ Low Bit-to-Bit Skew, 5ps typ (between '+' and '-' bits)
$\rightarrow$ VDD Operating Range: $3.3 \mathrm{~V}+/-10 \%$
$\rightarrow$ ESD Tolerance: 2 kV HBM
$\rightarrow$ Packaging ( Pb -free \& Green):
-50-ball TFBGA (NEE)
-52-pin TQFN (ZL52)

## Description

Pericom Semiconductor's PI3WVR12612 is a multi-standard video switch with wide voltage range capability. It supports DisplayPort 1.2, HDMI 2.0, and emerging and proprietary standards.

PI3WVR12612 can pass high-speed signals up to 1.2 V peak-to-peak differential with a common-mode voltage from 0 to 3.4 V . The wide voltage range allows DC-coupled multi-standard operation. Eliminating AC coupling capacitors saves board space and improves signal integrity for dense PCB designs.
The high speed channels can also pass $0 \mathrm{~V}-3.3 \mathrm{~V}$ CMOS signals up to 1 MHz .

In addition to four high-speed lanes, PI3WVR12612 also switches AUX, DDC, and HPD signals.

## Application

Routing of DisplayPort and HDMI signals with low signal attenuation between source and sink.

## Block Diagram



Pin Assignment (50-Ball TFBGA, NEE)


Truth Table

| Control |  |  | Switch Function |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OE | GPU_ <br> SEL | DDC_ <br> AUX_ <br> SEL | D0- <br> D3 | AUX | HPD | DDC |
| High | Low | Low | A | AUX A | HPD A | Hi-Z |
| High | High | Low | B | AUX B | HPD B | Hi-Z |
| High | Low | High | A | DDC A | HPD A | Hi-Z |
| High | High | High | B | DDC B | HPD B | Hi-Z |
| High | Low | Medium | A | AUX A | HPD A | DDC A |
| High | High | Medium | B | AUX B | HPD B | DDC B |
| Low | x | x | Hi-Z | Hi-Z | Hi-Z | Hi-Z |

$\rightarrow$ Medium level $=1 / 2 \mathrm{VDD}=1.65 \mathrm{~V}$

Pin Assignment (52-Pin TQFN, ZL52)


## Pin Description

| pin\# | pin Name | Signal Type | Description |
| :---: | :---: | :---: | :---: |
| A1 | GPU_SEL | I | switch logic control |
| B1 | D0- | I/O | negative differential signal 0 for COM port |
| B2 | D0+ | I/O | positive differential signal 0 for COM port |
| D1 | D1- | I/O | negative differential signal 1 for COM port |
| D2 | D1+ | I/O | positive differential signal 1 for COM port |
| E1 | D2- | I/O | negative differential signal 2 for COM port |
| E2 | D2+ | I/O | positive differential signal 2 for COM port |
| F1 | D3- | I/O | negative differential signal 3 for COM port |
| F2 | D3+ | I/O | positive differential signal 3 for COM port |
| B3 | GND | Ground | Ground |
| H1 | AUX- | I/O | negative differential signal for AUX COM port |
| H2 | AUX+ | I/O | posititve differential signal for AUX COM port |
| J1 | HPD | I/O | HPD for COM port |
| J2 | HPD_A | I/O | HPD for port A |
| H3 | HPD_B | I/O | HPD for port B |
| C8 | GND | Ground | Ground |
| J4 | VDD | Pwr | $3.3 \mathrm{~V}+/-10 \%$ power supply |
| G2 | GND | Ground | Ground |
| H6 | AUX+B | I/O | positive differential signal for AUX, port B |
| J6 | AUX-B | I/O | negative differential signal for AUX, port B |
| H9 | AUX+A | I/O | positive differential signal for AUX, port A |
| J9 | AUX-A | I/O | negative differential signal for AUX, port A |
| G8 | GND | Ground | Ground |
| F8 | D3+B | I/O | positive differential signal 3 for portB |
| F9 | D3-B | I/O | negative differential signal 3 for portB |
| E8 | D2+B | I/O | positive differential signal 2 for portB |
| E9 | D2-B | I/O | negative differential signal 2 for portB |
| D8 | D1+B | I/O | positive differential signal 1 for portB |
| D9 | D1-B | I/O | negative differential signal 1 for portB |
| B8 | D0+B | I/O | positive differential signal 0 for portB |
| B9 | D0-B | I/O | negative differential signal 0 for portB |

(Continued)

| pin\# | pin Name | Signal Type | Description |
| :--- | :--- | :--- | :--- |
| A8 | D3+A | I/O | positive differential signal 3 for port A |
| A9 | D3-A | I/O | negative differential signal 3 for port A |
| H4 | GND | Ground |  |
| B6 | D2+A | I/O | positive differential signal 2 for port A |
| A6 | D2-A | I/O | negative differential signal 2 for port A |
| B5 | D1+A | I/O | positive differential signal 1 for port A |
| A5 | D1-A | I/O | negative differential signal 1 for port A |
| B4 | D0+A | I/O | positive differential signal 0 for port A |
| A4 | D0-A | I/O | negative differential signal 0 for port A |
| A2 | VDD | Pwr | Power |
| C2 | DDC_ <br> AUX_SEL | I | switch logic control |
| H5 | SCL_B | I/O | DDC_clock channel for port B |
| H7 | GND | Ground |  |
| H8 | SCL_A | I/O | DDC_clock channel for port A |
| J5 | SDA_B | I/O | DDC_data channel for port B |
| J8 | SDA_A | I/O | DDC_data channel for port A |
| J3 | SCL | I/O | DDC_clock channel for COM port |
| J7 | SDA | I/O | DDC_data channel for COM port |
| B7 | OE | I | Output enable. if OE is high, IC is enabled. If OE is low, then IC is power down and <br> all I/Os are hi-z |

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 V to +4.2 V |
| DC Input Voltage .................. | .. -0.5 V to $\mathrm{V}_{\mathrm{DD}}$ |
| High Speed Data Channel | - 0.5 V to 3.8 V |
| HPD_x, SDA_x, SCL_x | . -0.5 V to 5.5 V |
| DC Output Current | ......... 120mA |
| Power Dissipation ............. | ............ 0.5 W |

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics for Switching over Operating Range $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=$ $3.3 \mathrm{~V} \pm 10 \%)$

| Parameter | Description | Test Conditions ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (OE, GPU_SEL) | Guaranteed HIGH level | 1.5 |  |  | V |
| VIL | Input LOW Voltage (OE, GPU_SEL) | Guaranteed LOW level |  |  | 0.75 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (DDC_AUX_SEL) | Guaranteed HIGH level | 2.65 |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| VIM | Input Mid-Level Voltage (DDC_AUX_ SEL) | Guaranteed MID level | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} / 2-} \\ & 300 \mathrm{mV} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}} / 2$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} / 2+ \\ 300 \mathrm{mV} \end{gathered}$ |  |
| VIL | Input LOW Voltage (DDC_AUX_SEL) | Guaranteed LOW level | -0.5 |  | 0.6 |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage (HS Channel) | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  | $-1.6 \mathrm{~V}$ | -1.8 |  |
| VIK | Clamp Diode Voltage (Aux, Cntrl) | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.7 | -1.5 |  |
| IIH | Input HIGH Current (All Control Pins) | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IIL | Input LOW Current (All Control Pins) | $\mathrm{V}_{\mathrm{DD}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  | $\pm 5$ |  |
| I ${ }_{\text {OFF_SB }}$ | I/O leakage when part is off for sideband signals only (DDC, AUX, HPD) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INPUT}}=0 \mathrm{~V} \text { to } \\ & 3.6 \mathrm{~V} \end{aligned}$ |  |  | 20 |  |
| RON_HS | On resistance between input to output for high speed signals | $\begin{aligned} & \mathrm{V}_{\text {INPUT, } \mathrm{cm}}=0 \mathrm{~V} \text { to } 3.4 \mathrm{~V}, \\ & \mathrm{~V}_{\text {INPUT,diff }}<1.2 \mathrm{~V}_{\mathrm{p}-\mathrm{p}, \text { diff }}, \\ & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 11 |  | Ohm |
| RON_AUX | On resistance between input to output for side-band signals (AUX) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \text { Vinput }=0 \text { to } 3.3 \mathrm{~V}, \\ & \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 7 |  | Ohm |
| RON_DDC | On resistance between input to output for DDC channel | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \text { Vinput }=0 \mathrm{~V}, \\ & \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 12 |  | Ohm |
| RON_HPD | On resistance between input to output for HPD channel | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \text { Vinput }=0 \text { to } 3.0 \mathrm{~V}, \\ & \mathrm{I}_{\text {INPUT }}=20 \mathrm{~mA} \end{aligned}$ |  | 7 |  | Ohm |
| VAUX_SS | Signal Swing Tolerance in Aux path | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | -0.5 |  | 5.5 | V |
| VHPD_I | Input voltage on HPD path |  |  |  | 5.5 | V |
| $\mathrm{V}_{\text {HPD_O }}$ | Output voltage tolerance on HPD path | HPD input from 3.3 V to 5.25 V |  | 3.3 | 3.6 | V |
| VSDA_X | Input Voltage on SDA path |  |  | 5 |  | V |
| $\begin{aligned} & \text { VPASS } \\ & \text { (SDA_X) } \end{aligned}$ | Switch output voltage tolerance input | $\begin{aligned} & \mathrm{V}_{\text {in }}=5.25 \mathrm{~V}, \mathrm{Ii}=100 \mathrm{uA}, \mathrm{~V}_{\mathrm{DD}} \\ & =3.3 \mathrm{~V} \end{aligned}$ | 1.8 | 2.2 | 2.5 | V |
| VSCL_X | Input Voltage on SCL path |  |  | 5 |  | V |
| $\begin{aligned} & \text { VPASS } \\ & \text { (SCL_X) } \end{aligned}$ | Switch output voltage tolerance input | $\begin{aligned} & \mathrm{V}_{\text {in }}=5.25 \mathrm{~V}, \mathrm{Ii}=100 \mathrm{uA}, \mathrm{~V}_{\mathrm{DD}} \\ & =3.3 \mathrm{~V} \end{aligned}$ | 1.8 | 2.2 | 2.5 | V |

Power Supply Characteristics $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Description | Test Conditions ${ }^{(1)}$ | Min | Typ ${ }^{(\mathbf{2})}$ | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 1 | 3 | mA |
| $\mathrm{I}_{\mathrm{DD}, \mathrm{Off}}$ | Power Supply Current, Disabled | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$, <br> $\mathrm{V}_{\mathrm{OE}}<\mathrm{V}_{\mathrm{IL}}$ |  | 1 | 50 | $\mu \mathrm{~A}$ |

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.

Dynamic Electrical Characteristics over Operating Range ( $T_{A}=-40^{\circ}$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions ${ }^{1}$ |  | Min | Typ ${ }^{2}$ | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk on High Speed Channels | See Fig. 1 for Measurement Setup | $\mathrm{f}=3.0 \mathrm{GHz}$ |  | -25 | -22 |  |
|  |  |  | $\mathrm{f}=2.7 \mathrm{GHz}$ |  | -28 | -25 | dB |
|  |  |  | $\mathrm{f}=1.35 \mathrm{GHz}$ |  | -32 | -28 |  |
| OIRR | OFF Isolation on High Speed Channels | See Fig. 2 for Measurement Setup, | $\mathrm{f}=3.0 \mathrm{GHz}$ |  | -24 | -20 |  |
|  |  |  | $\mathrm{f}=2.7 \mathrm{GHz}$ |  | -25 | -22 |  |
|  |  |  | $\mathrm{f}=1.35 \mathrm{GHz}$ |  | -30 | -27 |  |
| ILOSS | Differential Insertion Loss on High Speed Channels | @6.0Gbps (see figure 4) |  | -2.3 | -2.0 |  | dB |
|  |  | @ ${ }^{\text {a }}$ - $\mathrm{Gbps}^{\text {(see figure 3) }}$ |  | -2.0 | -1.8 |  |  |
| $\mathrm{R}_{\text {loss }}$ | Differential Return Loss on high speed channels | @3.0GHz (6.0Gbps) |  |  | -12 | -11 | dB |
|  |  | @ 2.7 GHz (5.4Gbps) |  |  | -14 | -12.5 |  |
| BW_Dx $\pm$ | Bandwidth -3dB for Main high speed path ( $\mathrm{Dx} \pm$ ) | See figure 3 |  | 3.7 | 4.1 |  | GHz |
| $\begin{aligned} & \text { BW_AUX/ } \\ & \text { HPD } \end{aligned}$ | -3dB BW for AUX, DDC, and HPD signals | See figure 3 |  | 1.35 | 1.5 |  | GHz |

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.

Switching Characteristics $\left(T_{A}=-40^{\circ}\right.$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\text {pd }}$ | Propagation delay (input pin to output pin) on Dx $\pm$ channels |  | 80 |  | ps |
| tb-b | Bit-to-bit skew within the same differential pair of Dx $\pm$ channels |  | 5 | 7 | ps |
| $\mathrm{t}_{\text {ch }}$-ch | Channel-to-channel skew of Dx $\pm$ channels |  |  | 35 | ps |
| Tsw a-b | time it takes to switch from port A to port B |  |  | 0.1 | us |
| Tsw b-a | time it takes to switch from port B to port A |  |  | 0.1 | us |
| Tstartup | Vdd valid to channel enable |  | 10 | us |  |
| Twakeup | Enabling output by changing OE from low to High |  | 10 | us |  |



Fig 1. Crosstalk Setup


Fig 2. Off-isolation setup


Fig 3. Differential Insertion Loss

## Test Circuit for Dynamic Electrical Characteristics




Fig 4. Crosstalk


Fig 5. Off Isolation


Fig 6. Insertion Loss


Fig 7. TDR Channel D0, VDD= 3.0V, 25C

Data Rate $=2.7 \mathrm{Gbps}$


Fig 8. Differential output Eye at Input signal is a $2^{7}-1$ PRBS, Vdd=3.0V, 25C, Input swing is 800 mV differential

## Data Rate $=5.4 \mathrm{Gbps}$



Fig 9. Differential output Eye at Input signal is a $\mathbf{2}^{\mathbf{7}} \mathbf{- 1}$ PRBS, Vdd=3.0V, 25C, Input swing is 800 mV differential

## Test Circuit for Electrical Characteristics(1-5)

(
Notes:

1. $C_{L}=$ Load capacitance: includes jig and probe capacitance.
2. $\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator
3. All input impulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
4. The outputs are measured one at a time with one transition per measurement.

## Switching Waveforms



Voltage Waveforms Enable and Disable Times

## Test Condition

| Output 1 Test Conditon | Output 2 Test Conditon |
| :--- | :--- |
| $\mathrm{PA}=$ Low | $\mathrm{PA}=$ High |
| $\mathrm{PB}=$ High | $\mathrm{PB}=$ Low |

## Packaging Mechanical: 50-Ball TFBGA (NE50)



13-0150

Packaging Mechanical: 52-Pin TQFN (ZL52)


TOP VIEW

| SYMBOLS | MIN. | NOM. | MAX. |
| :---: | :---: | :---: | :---: |
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.203 |  |  |

NOTE :

1. ALL DIMENSIONS ARE IN mm . ANGLES IN DEGREES
2. COPLANARITY APPLIES TO THE EXPOSED THERMAL PAD AS WELL AS THE TERMINALS. 3. REFER JEDEC MO-220.
3. RECOMMENDED LAND PATTERN IS FOR REFERENCE ONLY

14-0122


RECOMMENDED LAND PATTERN
DATE: 04/25/14
PERICOM
Enabling Serial Connectivity
DESCRIPTION: 52-Pin, TQFN $3.5 \times 9.0 \mathrm{~mm}$
PACKAGE CODE: ZL (ZL52)
DOCUMENT CONTROL \#: PD-2102
REVISION: A

Note:
For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

## Ordering Information

| Ordering Code | Package Code | Package Description |
| :--- | :--- | :--- |
| PI3WVR12612NEE | NE | 50-Pin, Thin Fine Pitch Ball Grid Array (TFBGA) |
| PI3WVR12612NEEX | NE | 50-Pin, Thin Fine Pitch Ball Grid Array (TFBGA), Tape \& Reel |
| PI3WVR12612ZLE | ZL | $52-$ Pin, $3.5 \times 9.0 \mathrm{~mm}$ (TQFN) |
| PI3WVR12612ZLEX | ZL | $52-$ Pin, $3.5 \times 9.0 \mathrm{~mm}$ (TQFN), Tape \& Reel |

## Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

